Description: DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M-DDR controller VHDL source code. Using FPGA DDR interface controller, applicable to Altera FPGA, the highest frequency available 100M Platform: |
Size: 776642 |
Author:张涛 |
Hits:
Description: SDRAM控制器,对SDRAM进行页写和对SDRAM进行页读的快速读写。是一个很好的SDRAM控制器-SDRAM controller, SDRAM to write for pages and pages of SDRAM for fast reading literacy. It is a very good SDRAM Controller Platform: |
Size: 10548 |
Author:陈长佳 |
Hits:
Description: 精简的sdram读写控制器例子,适用于数据采集系统,verilog,只支持burst方式的读写-streamlined read and write SDRAM controller example, applied to the data acquisition system, Verilog. only supports burst mode read and write Platform: |
Size: 154126 |
Author:梁文锋 |
Hits:
Description: DDR3的控制器(并带有Testbench),可烧录到FPGA中对内存进行读写,相关技术人员可在该代码上修改用于其他场合-DDR3 controller (with an Testbench), the FPGA can be burned to the memory read and write, the relevant technical staff can modify the code to be used on other occasions Platform: |
Size: 242688 |
Author:杨凯 |
Hits:
Description: SDRAM controller: it contains a SDRAM controller writtern in verilog language.
It is a interface between microprocessor and SDRAM device. Platform: |
Size: 7168 |
Author:william |
Hits:
Description: My package named design DDR3 Synchronous Data Random Access Memory by verilog.The memory controller is a digital circuit which manages the flow of data going to and from the computer s main memory. Platform: |
Size: 6144 |
Author:thuanbk |
Hits:
Description: 使用VHDL语言编写的对SDRAM进行读写操作控制器及其简单的测试层序。(VHDL language used to read and write operations controller SDRAM and its simple test sequence.) Platform: |
Size: 26998784 |
Author:Devil0823
|
Hits:
Description: 说明: SDR SDRAM 控制器 来自lattice 已经分析代码可用!大家可以参考修改,形成自己的实例(Description: SDR SDRAM controller from lattice has been analyzed code available, we can refer to modify, to form their own examples) Platform: |
Size: 17408 |
Author:modelsim
|
Hits:
Description: 此功能为altera fpga 的sdram 控制器,串口接收与发送(This feature altera fpga sdram controller, serial port to receive and send) Platform: |
Size: 1206272 |
Author:flyhouse112
|
Hits:
Description: sdram控制器的设计,包括 :初始化、刷新模块、读写模块、命令解析模型的编写,通多串口发送接收数据验证设计的正确性(The design of SDRAM controller includes initialization, refresh module, read and write module, command parsing model, and the correctness of data verification design by sending and receiving data through multiple serial ports) Platform: |
Size: 25216000 |
Author:侯小明 |
Hits: